

Fig. 1




Fig. 2





Fig. 3






Fig. 5

1	module <memory_name></memory_name>	
	/* where <memory_name> is the RT-level name of the memory;</memory_name>	*/
2	CLASS = {REGISTER FILE, SRAM, DRAM};	-
3	FUNCTION = {RAM, CAM, FIFO};	
4	WIDTH = <integer>;</integer>	
•	/* where integer indicates the data width of the memory.	
5	DEPTH = <integer>;</integer>	*/
ľ	/* where in the case is 25 and a 11 and 50	
	/* where integer indicates the address depth of the memory.	*/
6	MIN_ADDRESS = <integer>;</integer>	
7	MAX_ADDRESS = <integer>;</integer>	
	/* The minimum and maximum addressable locations for read and write ports.	*/
8	READ_ADDRESS = {decoded, encoded};	/
9	WRITE_ADDRESS = {decoded, encoded};	
	/* Fully decoded and encoded address signals.	* /
	7 Tany decoded and theorem and essentials.	*/
10	PORTS = {R= <integer>,W=<integer>,RW=<integer>, C=<integer>, S, R};</integer></integer></integer></integer>	
	/* Where R: read only ports, W: write only ports, RW: read and write ports,	* /
	/* C: compare ports, S: set port, R: reset port	*/
	7 C. compare ports, b. set port, it. leset port	*/
11	WRITE_POLARITIES={WDpolarity,WApolarity,WEpolarity,WCLKpolarity};	
	/* polarity = $\{+,-\}$	
	/* WD+ WD-: write data acts as an A B phase latch	*/
-	/* WA+ WA-: write address acts as an A B phase latch	*/
	/* WAT WAT	*/
	/* WE+ WE-: write enable acts as an A B phase latch	*/
	/* WCLK+ WCLK- : actual write occurs on the rising/falling edge	*/
12	READ_POLARITIES={RDpolarity,RApolarity,REpolarity,RCLKpolarity};	
	/* polarity = $\{+,-\}$	*/
	/* RD+ RD- : read data acts as an A B phase latch	
	/* RA+ RA-: read address acts as an A B phase latch	*/
	/* RE+ RE-: read enable acts as an A B phase latch	*/
	/* RCLK+ RCLK-: read occurs on the rising/falling edge	*/
	/ 100211 100211 : 1020 occurs on the fishig/family edge	/
13	$RR_RESOLUTION=\{R,X\};$	
	/* where R: indicates that the location could be read	*/
14	WW_RESOLUTION={true, false};	7
	/* where true: indicates that two ports can write to the same location	*,
15	PORT_ARBITRATION={port names};	*/
	/* The order the port names appear in the list determines the dominant ports.	*/
16	RW_RESOLUTION={NW,XW,OW,XX,OX};	- 7
	/* where NW: reading new data and writing the data	ا بــ
- 1	/* XW: reading X and writing the data	*/
	/* OW: reading old data and writing data	*/
Ì	/* XX: reading and writing Xs	*/
	/* OX: reading old data and writing X	*/
	1 020 recovered our data still attentif V	*/
17	endmodule;	i
		

Fig. 6




Fig.7




Fig. 8